Analytical Modeling of Metal Gate Granularity based Threshold Voltage
  Variability in NWFET by Vardhan, P Harsha et al.
Analytical Modeling of Metal Gate Granularity based
Threshold Voltage Variability in NWFET I
P Harsha Vardhan1, Sushant Mittal, Swaroop Ganguly, Udayan Ganguly1
Department of Electrical Engineering, Indian Institute of Technology Bombay, Powai,
Mumbai-400076, India
email: phv@ee.iitb.ac.in; udayan@ee.iitb.ac.in
Abstract
Estimation of threshold voltage VT variability for NWFETs has been compu-
tationally expensive due to lack of analytical models. Variability estimation
of NWFET is essential to design the next generation logic circuits. Compared
to any other process induced variabilities, Metal Gate Granularity (MGG) is
of paramount importance due to its large impact on VT variability. Here, an
analytical model is proposed to estimate VT variability caused by MGG. We
extend our earlier FinFET based MGG model to a cylindrical NWFET by sat-
isfying three additional requirements. First, the gate dielectric layer is replaced
by Silicon of electro-statically equivalent thickness using long cylinder approxi-
mation; Second, metal grains in NWFETs satisfy periodic boundary condition
in azimuthal direction; Third, electrostatics is analytically solved in cylindri-
cal polar coordinates with gate boundary condition defined by MGG. We show
that quantum effects only shift the mean of the VT distribution without sig-
nificant impact on the variability estimated by our electrostatics-based model.
The VT distribution estimated by our model matches TCAD simulations. The
model quantitatively captures grain size dependence with σ(VT ) with excellent
accuracy (6%error) compared to stochastic 3D TCAD simulations, which is a
significant improvement over the state-of- the-art model with fails to produce
even a qualitative agreement. The proposed model is 63× faster compared to
commercial TCAD simulations.
Keywords: NWFET, Metal Gate Granularity (MGG), Percolation, Threshold
Preprint submitted to Journal of Solid State Electronics January 4, 2018
ar
X
iv
:1
80
1.
00
93
5v
1 
 [p
hy
sic
s.a
pp
-p
h]
  3
 Ja
n 2
01
8
voltage (VT ), Variability, Work function, Analytical model.
1. Introduction
NWFET (Nanowire Field Effect Transistor) has emerged as the potential
replacement for FinFET as an ultimate scaled CMOS device [1]. For both
FinFET and NWFET, process induced variabilities have been very challenging
from circuit performance viewpoint. Multi-gate transistors exhibit higher Metal5
Gate Granularity (MGG) variability compared other variability phenomena like
Line Edge Roughness (LER), Random Dopant Fluctuation (RDF) etc., [2, 3,
4, 5]. The wider the VT distribution, the worse is the circuit performance [6].
Hence, the estimation of VT distribution is a must before circuit design.
Figure 1: (a) Structure of the NWFET with MGG which constitutes two distinct work-
function on the Gate. The red and blue regions show two types of work functions (b) Cross-
sectional view of the NWFET with gate metal, Silicon (channel) and oxide.
It was reported that the NWFET (gate all around nanowire MOSFET) has10
better immunity against MGG induced variability compared to that of FinFET
by 3D TCAD simulations in [7]. The smaller VT variability in NWFET is a
strong motivation to replace FinFET with NWFET in future technology nodes.
The steep computation cost of 3D stochastic TCAD simulations to extract vari-
ability seeks for more computationally efficient techniques. The VT distribution15
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from smaller grain sizes typically result in a Gaussian like distribution while
the larger grains produce a bimodal distribution (in case of two WF values).
Any analytical method or model should be able to capture this size dependence
efficiently. Further, analytical models are intuitive, faster than TCAD and can
be a stepping-stone to a compact model. Recently, our group has developed the20
analytical estimation of the VT variability in FinFETs [8].
In this work, we extend the FinFET based MGG model to NWFET with
cylindrical geometry by satisfying three additional constraints. The results from
this model agree well with TCAD. Quantum confinement (not accounted in our
model) produces a shift in the VT distribution without affecting its shape. The25
model is compared to state-of-the-art to show significant improvement achieved.
2. The Analytical Model
The body potential of NWFET is analytically modeled in [9, 10]. Due to
very low free carrier concentration in sub-threshold regime, the electrostatics of
the NWFET can be captured by the Laplace equation alone instead of Poisson
equation [9]. A 3D schematic of the NWFET with MGG is shown in Fig.1(a).
A simple cylinder is assumed for the purpose of solving the Laplace equation.
Two flat faces (planes) of the cylinder correspond to two boundary conditions
(Source and the Drain) and the curved surface of the cylinder corresponds to the
third boundary condition i.e. the Gate. The thin gate dielectric is substituted
with electro-statically equivalent, thicker Silicon to form a single homogeneous
cylinder. This simplification is essential for obtaining a closed form expression
for the electrostatic potential. Due to this, the radius gets modified to effective
(new) radius (tsi) and is given by (1).
tsi = r × e
si
ox
ln( r+toxr ) (1)
where r(= d2 ) is the radius of the nanowire, d is the diameter, si and ox are
the relative permittivities of the Silicon and the Oxide. The Gate length (Lg)
remains unchanged. Due to this transformation, the actual grain gets stretched30
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Figure 2: Gate oxide on the Silicon nanowire is replaced by electrostatic equivalent thick
silicon. The size of the grain is elongated by the factor η (only in azimuthal direction) due to
this transformation.
out only in the horizontal direction (azimuthal direction) by the factor η as given
by (1). This grain distortion is illustrated in Fig. 2. The procedure of finding
variability in VT distribution is presented in three consecutive subsections below.
2.1. Cylindrical Gate MGG Generation
In this section, the algorithm for generating random metal gate grains is pre-35
sented. This is similar to the algorithm used for FinFET in [8] except a grain
periodicity constraint in the azimuthal direction. Since the gate is wrapped
around the nanowire, metal grains on the NWFET gate satisfies the periodic
boundary condition in azimuthal (φ) direction for the Potential (V ). The mod-
ified algorithm is presented below. The average grain diameter (S) is assumed40
to vary from 3-25 nm [11]. The cut-open view of the gate is shown in Fig. 3(a).
1. The mean number of grains (NG) on the gate of a single NWFET is
determined using NG =
4Lg×(2pitsi)
piηS2
2. The total gate area is discretized into a fine square mesh as shown in
Fig. 3(a). Using NG as the mean and standard deviation of the Poisson45
distribution, Nx × Ny (assuming Nx and Ny is the grid size in x and y
directions) random numbers are produced.
4
3. These randomly generated integers are then assigned to every grid-point.
The location of a non-zero integer is marked as grain center (red point)
as seen in Fig. 3(a).
Figure 3: Methodology to assign boundary conditions on Gate. (a) Gate is discretized and
using Poisson distribution, integers are generated randomly and assigned to every grid point.
Non-zero integer locations are highlighted with red dots. (b) For each grain center, a point
is marked at a distance of 2pitsi and another at 2× 2pitsi and so on. (c) The blue solid lines
represent perpendicular bisectors for the lines joining the dots. For each grain, WF is assigned
based on probability. See the color assigned to each grain; (d) the marked section in figure
(c) is selected as gate area. This selected area satisfies periodic boundary condition. (e) A
representation of discretization a large Voronoi grain into tiny squares of appropriate WF; (f)
The spatial coordinates (zi1, zi2, φi1, φi2) of i
th grid point are shown.
50
4. For each grain center (say) A (see Fig. 3(b)), a grain center at a hor-
izontal distance of 2pitsi is marked as A1 and another at a distance of
2 × 2pitsi marked as A2 and so on. The same procedure is followed for
other grain centers B and C. (For the sake of simplicity only three grain
centers are assumed in Fig. 3(a)). Thus, periodicity among grain centers55
is maintained.
5. The model utilizes the Voronoi algorithm to create grain-boundaries and
to divide the area into randomly shaped grains. The Voronoi algorithm
5
produces realistic grain shapes [12] and is explained in [8].
6. The section marked by the black dashed lines in Fig.3(c) is then consid-60
ered as the gate area to be wrapped around the NWFET. This procedure
ensures periodic boundary condition for the potential of the gate area as
seen in Fig. 3(d).
7. The ith grid-point corresponds to a square domain which lies between
[φi1, φi2] and [zi1, zi2]. This domain is given the appropriate WF value65
(Fig. 3(e-f)) to make grains on NWFET as shown in Fig. 1(a).
Due to MGG, the WF vary randomly on the gate surface of NWFET. Depending
on the material chosen for gate metal, the WF can take multiple values. For
this work, TiN is assumed to be the gate metal.
2.2. Computing the Electrostatic Potential in the Nanowire70
For solving the Laplace equation, the following boundary conditions for the
cylinder are given below.
For the Gate:
V |r=tsi = VGS + ΦMS(φ, z) (2)
For the Source:
V |y=0 = ΦSC (3)
For the Drain:
V |y=Lg = ΦSC + VDS (4)
where VGS is the applied gate bias, ΦMS(φ, z) is the work-function (spatially
varying) difference between gate material (TiN) and channel. ΦSC is the work-
function difference between the Source (or the Drain ) and channel and VDS is75
the applied Drain bias.
The potential ( V (r, φ, z)) inside the nanowire requires contributions from
the Gate, Source and, Drain. The potential due to Gate (VG) is computed using
(5) in MATLABTM whose derivation is adopted from [13] which solves Laplace
equation in cylindrical coordinates unlike Cartesian coordinate in [8]. In the
same way, the contribution of the Drain and the Source are computed using Eq.
6
(6) and Eq. (7) adopted from [13]. The Fourier Bessel coefficients for the Gate
are computed using (8) and (9). The total potential inside the nanowire at any
point is the sum of all potentials from the Gate, the Source and, the Drain as
given by equation (10) by simply following the Superposition principle.
VG(r, φ, z) =
1
piLg
∞∑
m=0
∞∑
n=1
[
Im(
npir
Lg
)
Im(
npitsi
Lg
)
sin(
npiz
Lg
)[Cm,ne
imφ +Dm,ne
−imφ]
]
(5)
VD(r, φ, z) =
∞∑
m=0
2(VDS + ΦSC)
sinh(Xmztsi )
sinh(
XmLg
tsi
)
J0(
Xmr
tsi
)
XmJ1(Xm)
(6)
VS(r, φ, z) =
∞∑
m=0
2ΦSC
sinh(
Xm(Lg−z)
tsi
)
sinh(
XmLg
tsi
)
J0(
Xmr
tsi
)
XmJ1(Xm)
(7)
Cm,n =
N∑
p=1
[∫ zp2
zp1
∫ φp2
φp1
V (r = tsi, z, φ) sin(
npiz
Lg
)e−imφdφdz
]
(8)
Dm,n = C
†
m,n (9)
V (r, φ, z) = VG + VD + VS (10)
where Im is the Modified Bessel function of m
th order, J0 and J1 are the Bessel
functions of zeroth and first order respectively. Xm is the m
th zero of the zeroth
order Bessel function, Cm,n and Dm,n are the Fourier Bessel coefficients and are
complex conjugates to each other as shown in (9). N is the total number of80
grains on the gate area of a single device. V ((r = tsi), φ, z) is the boundary
condition on the gate which varies spatially due to MGG.
2.3. Percolation model to estimate VT
VT estimation by resistance based percolation model is adopted from [14]
in which local resistivity is computed from local potential V (r, φ, z) by Eq.
(11). The effective resistance is given by Eq. (12). This model is same as the
percolation model used for FinFET in [8] except for geometry. The effective
resistance is computed for each value (at a few regular intervals) of applied
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gate potential VGS . We get exponentially decreasing Rtotal values (and hence
exponentially increasing current ID values computed using Eq. (13) ) as we
increase VGS values.
ρ(r, φ, z) =
1
qµnS/D
e
qVBH (r,φ,z,VGS)
kT =
1
qµnS/D
e
q(ΦSC−V (r,φ,z,VGS))
kT (11)
Rtotal =
∫ Lg
0
dz∫ tsi
0
∫ 2pi
0
rdrdφ
ρ(r,φ,z)
(12)
where VBH is the potential at the Source end, nS/D is the doping in the Source
and Drain region.
ID =
VDS
Rtotal
(13)
For each device, the sub-threshold I-V is estimated and hence, VT (by constant
current method) value is extracted. The same process is followed and repeated85
for many devices (e.g. 250 NWFETs) to get VT values and the standard devia-
tion (σ(VT )) for the distribution of values can be computed.
3. Validation of the Proposed Model
The analytical model is corroborated with 3D TCAD simulations performed
using Sentaurus. A sample structure used for stochastic simulations in TCAD90
is shown in Fig.1(a). The TCAD simulation deck uses Density Gradient Model
[15] to account for quantization effects. The device and simulation parameters
are calibrated according to the existing literature [16, 17]. First, electrostatic
potentials are validated for few cases. Second, VT distributions obtained from
analytical model are compared and validated against TCAD for different grain95
sizes. Finally, the standard deviations in VT distributions are compared to that
of TCAD.
3.1. Electrostatic potential validation with TCAD
In this section, the potential (cylindrical Laplace solution) obtained from the
model is compared with TCAD 3D simulations (for VGS = 0V and VDS = 0V ).100
First, an NWFET with uniform gate WF (as shown in Fig. 4 (a)) displays good
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Parameter Value
Physical Gate Length (Lg) 20 nm
Nanowire diameter (d = 2r) 6 nm
Equivalent oxide thickness (tox) 0.7 nm
Channel Doping 1017 cm−3
S/D Doping 1020 cm−3
WF for TiN for < 100 > and < 111 > respectively
with probabilities 0.6 and 0.4 [11] 4.6 eV and 4.4 eV
Table 1: Important parameters of the NWFET assumed in this work
electrostatic potential agreement with TCAD , as seen in Fig. 4(c). Similarly,
we show potential match for the non-uniform WF case (for the schematic of
asymmetric WF grains as shown in Fig. 4(b)) in Fig. 4(d). The asymmetry
in WF (through the length of the device) is reflected in the asymmetry in the105
potential, which indicates that the positional dependence of the metal grains is
accounted for. There seems to be a small quantitative mismatch in the poten-
tial. The gate oxide replacement, based on long cylinder approximation, is the
primary reason for the mismatch in potential (near to Source or Drain, the tan-
gential electric field dominates over the normal electric field). Along with that,110
use of finite basis functions in computation and assumption of metallic S/D also
causes a mismatch in potential. Even so, the analytical Laplace solution is ca-
pable of capturing changes in the potential due to MGG qualitatively as shown
in Fig. 4(d). This is essential to model VT for any arbitrary grain sizes, shape
and distribution. The small quantitative errors in absolute potential produce115
a mean shift in VT distribution. Potential estimated using cylindrical Laplace
solution is of decent accuracy by taking into account only first few harmonics of
the sinusoidal functions (around 10 in number) and Modified Bessel functions
(around 5 in number) for NWFET parameters given in Table 1.
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Figure 4: Cut-open view of the gate of the NWFET (a) uniform WF; (b) non- uniform WF
(i.e. 2 grains); Comparison of electrostatic potentials between TCAD and Laplace solutions
at the center of the nanowire along the channel length (at r = 0) shows qualitative match for
(c) uniform WF case; and (d) non-uniform WF case.
3.2. Quantization effects on MGG induced VT variability120
The quantum mechanical confinement effects due to narrow diameters in
nanowires are not accounted for in our model. So, it is essential to have an
estimate of error, if quantization is neglected. In TCAD, typically the Density
Gradient (DG) model is activated in device simulations to account for this [15].
We compare the Classical Drift-Diffusion (DD) with DG corrected DD (DG +125
DD) stochastic 3D TCAD VT distributions of 5 nm and 20 nm grain sizes (Fig.
5). The VT distributions look identical except for the mean shift. From the Fig.
6(a), it is evident that standard deviation (σ(VT )) is overestimated by 2 3 mV in
the absence DG correction. The mean (µ) however 20 30 mV shows a significant
shift in VT distribution, which is expected [18]. This shows that, quantization130
shows a small effect on MGG induced VT variability as shown in Fig. 6(a), i.e.
essentially an offset, without affecting the shape of the distribution (see Fig. 5).
We also present the statistics of sub-threshold slope (SS). The mean sub-
threshold slope (µ(SS)) values of DG corrected distributions are slightly (neg-
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Figure 5: Quantile plots of VT extracted using classical Drift-Diffusion (DD) vs Density
Gradient (DG) Correction in TCAD for an average grain size of (a) 5 nm; (b) 20 nm. The
distribution is simply shifted i.e. mean (µ) is shifted keeping the standard deviation (σ) intact.
ligibly) higher (worse) compared to classical case. Both DD and DG+DD stan-135
dard deviations (σ(SS)) are much smaller compared to their respective mean
values as shown in Fig. 6(b). Hence, the change in VT channeled via change
in SS due to inclusion of DG is insignificant (see Fig. 6(c)). This shows that
MGG either with or without DG correction has little impact on SS in NWFET,
consistent with [3]. In comparison with FinFET reported in [8], the quantiza-140
tion effects on MGG induced VT variability is slightly higher for NWFET. In
order to account for quantization effects in NWFET, a more elaborate method
or model is necessary to introduce corrections in potential and charge density,
which is beyond the scope of this work.
3.3. Comparison of VT distributions145
First, stochastic 3D simulations of NWFETs with MGG are performed in
SentaurusTM TCAD. The TCAD VT distributions are then compared with our
model for four average grain sizes (3, 5, 7, 10, 15 and 20 nm) in Fig. 7. The
mean (µ) values of the VT distributions obtained from TCAD and proposed
analytical model are different. So, for each VT distribution, an offset (∆VT ) is150
added to match the range of TCAD distribution. This alignment helps in better
comparison of VT distributions with TCAD which can be observed in Fig. 7.
These simulations are performed only for VDS = 50mV . This is based on
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Figure 6: (a) Bar plot of the VT shows that the DG simulations mean is shifted without
change in the standard deviation compared to Classical DD. (b) Bar plot of the SS shows
that the DG simulations mean is shifted by a very small amount. (c) Schematic of the IV
characteristics for µ and µ± σ showing the comparison between DD and DG. The fractional
variation in SS i.e. σ
µ
≤ 2.5% is much smaller than σ
µ
of the VT distribution, which is 13-26%.
This implies that the VT variability is ascribed to primarily initial electrostatic barrier at
VG = 0 (see ∆IOFF in Fig. (c)), while gate-barrier modulation (represented by SS) is largely
unaffected by MGG. Again, DG correction simply shifts the µ, without affecting the σ of the
VT distribution.
earlier TCAD simulation study on MGG in NWFET devices in [3] showed that
the dependence of σ(VT ) on VDS is negligible.155
As revealed by Fig. 7, the quantile plot resembles a Gaussian distribution for
small grain sizes. However, for larger grain sizes (≥ 10nm), the VT distributions
are Gaussian but truncated by the extreme VT values. The extreme values differ
by 200 mV which is equal to the WF differences in TiN. In other words, for large
grains sizes, single WF gated devices (of either orientations) are more probable160
which is already reported in [3].The proposed analytical model can capture the
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Figure 7: QQ plots of V T distribution estimated by analytical model (blue triangles) is
compared to TCAD simulations (red circles) for 250 samples for each grain size) for average
grain size of (a) 3 nm, (b) 5 nm, (c) 7 nm, (d) 10 nm, (e) 15 nm, and (f) 20nm. A VT offset
equal to the shift in µ is added to analytical models VT distribution to align with TCAD VT
distribution to observe excellent quantitative match in distribution.
shape of the distribution effectively for wide range of grain sizes i.e. Gaussian
like distribution for smaller grain sizes and non- Gaussian for larger grain sizes.
3.4. Comparison of standard deviations of VT distributions
In this section, the σ(VT )s extracted from the analytical model are compared165
to TCAD 3D stochastic simulations (250 devices for every grain size). Both
qualitative and quantitative match is observed in Fig. 8 between the model and
the TCAD. For comparison, we also plotted the σ(VT ) obtained using analytical
model proposed earlier in [11]. The proposed analytical model gives about
3.5mV RMS error when compared with TCAD results. The relative error is170
small i.e. 6% compared to mean of σ(VT ) ≈ 51mV over the range of grain
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Figure 8: Plot of standard deviations of VT values vs grain size. The size dependence of
σ(VT ) is captured well by the analytical model (blue dotted line with triangles) as compared to
stochastic TCAD simulations (red dotted line with circles). They show quantitative agreement
with a 6% error (3.5mV RMS error over the average range of 51mV of σ(VT )). In comparison,
the state-of-the-art analytical model (black dashed line with circles) from literature [11], which
is unable to qualitatively capture the trends. 250 devices for each grain size are considered.
sizes. Our analytical method is significantly (63×) faster than TCAD ( On a
computer with Intel XeonTM CPU E5620 (2.4 GHz 16) processor with 64 GB
of RAM).Thus, the proposed analytical model is reasonably accurate in σ(VT )
prediction with high efficiency in computation.175
4. Conclusion
MGG induced VT variability in NWFETs is estimated using electrostatics
(along with percolation) based analytical modeling. The model successfully
adapts the FinFET MGG model to cylindrical NWFET geometry with three
modifications. They are 1) adoption of periodic boundary condition of gate po-180
tential in the azimuthal direction; 2) used long cylinder approximation to replace
oxide with Silicon; 3) solved Laplace equations in cylindrical coordinate system.
The VT distributions, and σ(VT ) are validated with stochastic 3D TCAD simu-
lations for different grain sizes. The effects of quantization although expected to
be present at these dimensions, produces a shift in the VT distribution without185
affecting its shape. Thus, σ(VT ) also remains unaffected. This model accurately
14
captures the VT distribution for a large range of grain sizes (3-20 nm) validated
against 3D TCAD simulations. The σ(VT ) dependence on grain size is quanti-
tatively accurate, which is a significant improvement over the state-of-the-art,
which is unable to capture qualitative trends. The proposed model has 63 lesser190
computational cost when compared to stochastic 3D TCAD simulations. Such
a model is able to capture the non-Gaussian VT distribution to enable accurate
circuit simulation for device-circuit interactions.
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